Automatic phase detection for stochastic on-chip traffic generation - Centre of Innovation in Telecommunications and Integration of services Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

Automatic phase detection for stochastic on-chip traffic generation

Résumé

During System on Chip (SoC) design, Network on Chip (NoC) prototyping is used for adapting NoC parameters to the application running on the chip. This prototyping is currently done using traffic generators which emulate the SoC components (IPs) behavior: processors, hardware accelerators, etc. Traffic generated by processor-like IPs is highly non-regular, it must be decomposed into program phases. We propose an original feature for NoC prototyping, inspired by techniques used in processor architecture performance evaluation: the automatic detection of traffic phases. Integrated in our NoC prototyping environment, this feature permits to have a completely automatic toolchain for the generation of stochastic traffic generators. We show that our traffic generators emulate precisely the behavior of processors and that our environment is a versatile tool for networks-on-chip prototyping. Simulations are performed in a SystemC-based simulation environment with a mesh network-on-chip (DSPIN) and a processor running MP3 decoding applications.

Domaines

Informatique
Fichier non déposé

Dates et versions

hal-00410758 , version 1 (24-08-2009)

Identifiants

  • HAL Id : hal-00410758 , version 1

Citer

Tanguy Risset, Antoine Fraboulet, Antoine Scherrer. Automatic phase detection for stochastic on-chip traffic generation. International Conference on Hardware Software Codesign (isss 06), 2006, Seoul, South Korea. pp.88 - 93. ⟨hal-00410758⟩
124 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More