Filter your results
- 8
- 6
- 1
- 1
- 8
- 8
- 8
- 8
- 5
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 4
- 3
- 3
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
|
|
sorted by
|
Loop fusion for memory space optimizationInternational Symposium on System Synthesis, Oct 2001, Montréal, Canada. pp.95-100
Conference papers
hal-00399639v1
|
|||
Propagation simulation with the ParFlow method: fast computation using a multi-resolution schemeIEEE Vehicular Technology Conference, 2001, atlantic city, United States
Conference papers
hal-01359223v1
|
|||
Regularity of digital lines2001
Other publications
hal-00399653v1
|
|||
Source Code Loop Transformations for Memory Hierarchy OptimizationsInternational Conference on Parallel Architectures and Compilation Techniques. Workshop on MEmory access DEcoupled Architectures (MEDEA), 2001, Barcelona, Spain. pp.6
Conference papers
hal-00399641v1
|
|||
Mechanisms for cellular networks planning and engineeringApplications and Services in Wireless Networks (ASW'2001), IEEE, 2001, evry, France
Conference papers
hal-01368058v1
|
|||
Rerouting algorithm for non real time trafficIEEE 54th Vehicular Technology Conference. VTC Fall 2001. Proceedings, Oct 2001, Atlantic City, United States. pp.2635-2639, ⟨10.1109/VTC.2001.957229⟩
Conference papers
hal-02618805v1
|
|||
An Efficient Algorithm for Helly Property Recognition in a Linear HypergraphElectronic Notes in Theoretical Computer Science, 2001, 46, pp.177-187
Journal articles
hal-01359224v1
|
|||
Memory Optimization of Data Flow Applications at the Codesign LevelCadence Technical Conference, 2001, San Jose, United States. 6 p
Conference papers
hal-00399640v1
|